FPGA is via HDL (VHDL = Verilog HDL)
PYNQ is an open-source project from Xilinx that allows using of Python on Zynq, Zynq UltraScale+, Zynq RFSoC, Alveo accelerator boards and AWS-F1
Hardware libraries (overlays) can be loaded in the Python code to be used directly by SW engineers.
New hardware libraries and overlays can be created using standard Xilinx and third party hardware design tools --> Not trivial!
Fast prototyping of Python to FPGA using Pynq may be do-able by SW engineer if:
just using standard Xilinx overlay
familiar with Jupyter notebook / FPGA environment
Else, will need to develop own hardware libraries or find available 3rd party solution.
FINN is an experimental framework from Xilinx Research Labs to explore deep neural network inference on FPGAs . Is this applicable?
Make a copy of this page to create additional resource pages in this portal site.
Xilinx Zynq